Tech: Verilog, AIM-Spice
This project features a hardware-accelerated multiply-accumulate unit.
The circuit was logically implemented and tested in Verilog, and simulated at a transistor level in AIM-Spice at process corners: FF, SS, FS, SF.
